

SN. 09/756,686

ATTORNEY DOCKET NO. FUJI:179

a¹

--Fig. 14 shows the simulated distribution of the electric field strength across the cross-section of the semiconductor device according to the third embodiment of the invention.--

Pages 26-27, replace the paragraph spanning these pages with the following replacement paragraph:

a²

--It has been confirmed by simulation that the electric field strength distributes across the semiconductor structure described above, as illustrated in Fig. 14. The electric field strengths EC, ED, EE and EF at the points C, D, E and F are lower than 2×10^5 V/cm. The electric field strength is low at these points due to (1) the depletion layer expanding from the pn-junction between p-type base region 153 and n-type well region 152 to n-type well region 152 and (2) the depletion layer expanding from the pn-junction between n-type well region 152 and p-type diffusion region 159 to the portion of p-type diffusion region 159 near n-type drain region 154. The breakdown voltage of the device is determined by the breakdown voltage of the junction portion (point G) between n-type well region 152 and p-type substrate 151 below n-type drain region 154.--

Page 27, replace the first full paragraph with the following replacement paragraph:

a³

--The structure described above facilitates securing a stable breakdown voltage at high temperature and under the application of high voltage over a long period of time. The volume of n-type well region 152 below p-type diffusion sub-region 159c, which causes the most part of the on-resistance, is increased in the structure of the invention over that exhibited in the conventional semiconductor structure, and the on-resistance is reduced. When n-type well region 152 is formed by diffusion, the heavily doped region is expanded, and the on-resistance is reduced by 5%, as compared to that of the conventional semiconductor structure.--

Pages 27-28, replace the paragraph spanning these pages with the following replacement paragraph:

SN. 09/756,686

ATTORNEY DOCKET NO. FUJI:179

04

--Fig. 15 is a cross-sectional view of a semiconductor device exhibiting a high breakdown voltage according to a fourth embodiment of the invention. Referring to Fig. 15, the semiconductor device according to the fourth embodiment includes a p-type substrate 151 with high resistivity of 150 ohm-cm, an n-type well region 164 in the surface portion of p-type substrate 151, and a p-type base region 153 in the surface portion of n-type well region 164. The n-type well region 164 includes a first n-type well sub-region 165, a second n-type well sub-region 166, and a third n-type well sub-region 167, with the impurity concentrations for each sub-region differing from each other. The surface concentration is $2.4 \times 10^{16} \text{ cm}^{-3}$ for first well sub-region 165, $3.0 \times 10^{16} \text{ cm}^{-3}$ for second well sub-region 166, and $3.6 \times 10^{16} \text{ cm}^{-3}$ for third well sub-region 167. The diffusion depth is 4 micrometers for first well sub-region 165, 5 micrometers for second well sub-region 166, and 6 micrometers for third well sub-region 167. For example, the width L_{p1} is about 25 micrometers, the width L_{p2} is about 20 micrometers, and the width L_{p3} is about 25 micrometers. A p-type diffusion region 169 (p-type offset region) including three diffusion sub-regions, in which the surface concentrations and the diffusion depths differ from each other, is formed in the surface portion of a section L_d of n-type well region 164 (an n-type drift region). The width of the section L_d is about 70 micrometers to guarantee the breakdown voltage of 700 V. To form p-type diffusion region 169, boron ions are doped collectively to the diffusion depth of 1.0 micrometer at the surface concentration of $5 \times 10^{16} \text{ cm}^{-3}$. The boron diffusion depth 168 is shown by a broken line. As a result, a first diffusion sub-region 169a (p-type) is in the surface portion of first well sub-region 165, a second diffusion sub-region 169b (p-type) is in the surface portion of second well sub-region 166, and a third diffusion sub-region 169c (p-type) is in the surface portion of third well sub-region 167.--

Pages 28-29, replace the paragraph spanning these pages with the following replacement paragraph:

05

--In the actual manufacturing process, phosphorus ions are implanted to the portion of the n-type well region that includes the sections L_{p1} , L_{p2} and L_{p3} . The dose

SN. 09/756,686

ATTORNEY DOCKET NO. FUJI:179

Cont
A5

amount is that amount that will produce, after heat treatment, a surface phosphorus concentration of about $2.4 \times 10^{16} \text{ cm}^{-3}$. The implanted phosphorus ions are thermally driven at 1150°C for 10 hours. Phosphorus ions are added to the sections Lp_2 and Lp_3 at the dose amount that will produce, after heat treatment, a surface phosphorus concentration in the sections Lp_2 and Lp_3 of about $3.0 \times 10^{16} \text{ cm}^{-3}$. And phosphorus ions are added to the section Lp_3 at a dose amount that, after heat treatment, will produce a surface phosphorus concentration in section Lp_3 of about $3.6 \times 10^{16} \text{ cm}^{-3}$. Then, to form p-type diffusion region 169, boron ions are doped into the region that includes the sections Lp_1 , Lp_2 and Lp_3 at a dose amount that, after heat treatment, will produce a surface boron concentration of the region 169 of about $5 \times 10^{16} \text{ cm}^{-3}$. The doped boron ions are driven thermally.--

Page 35, replace the first full paragraph with the following replacement paragraph:

A6

--Referring now to Fig. 17(d), a p-type base region and a part of the p-type offset region are formed by boron ion implantation 13 using a patterned photoresist 11 as a mask. The dose amount of boron ions 12 is set more than around the boron dose amount used in the foregoing region A.--

IN THE CLAIMS:

Kindly replace claims 1, 2, 4, 5, 13, and 15 with the following corresponding replacement claims:

- fig. 13
- A7
Sub G1
- 1. (Amended) A semiconductor device exhibiting a high breakdown voltage, the semiconductor device comprising:
- a first region of a first conductivity type;
 - a second region of a second conductivity type formed selectively in the surface portion of the first region;
 - a third region of the first conductivity type formed selectively in the surface portion of the first region, the second region and the third region being spaced apart from each other;
 - a fourth region of the first conductivity type formed selectively in the surface portion of